CPU Cache Simulator

MEM
Bus
CPU
L3
L2
L1
Transformation 1
ORM
MEM
Bus
CPU
L3
L2
L1
Transformation 1
Convirgance